

 SKJERVEN
MORRILL
MACPHERSON
FRANKLIN
& FRIEL LLP

12-09-99

A

Docket No.: M-8138 US

December 7, 1999



Box Patent Application
Assistant Commissioner for Patents
Washington, D. C. 20231

Enclosed herewith for filing is a patent application, as follows:

Inventor: Jack B. Hollins

Title: Speculative Packet Selection For Transmission Of Isochronous Data

X Return Receipt Postcard
X This Transmittal Letter (in duplicate)
20 page(s) Specification (not including claims)
10 page(s) Appendices A and B
3 page(s) Claims
1 page Abstract
3 page(s) Declaration For Patent Application and Power of Attorney
10 Sheet(s) of Drawings
1 page(s) Recordation Form Cover Sheet (in duplicate)
1 page(s) Assignment
1 page(s) Information Disclosure Statement
2 page(s) PTO Form 1449 citing six (6) references
X Copy(ies) of six (6) Cited References submitted

CLAIMS AS FILED (fees computed under §1.9(f))

For	Number Filed	Number Extra	Rate	Basic Fee
Total Claims	11	-20	= 0	\$ 760.00
Independent Claims	2	-3	= 0	\$ 0.00

Application contains one or more multiple dependent claims (total fee) \$
 Fee for Request for Extension of Time \$

Please make the following charges to Deposit Account 19-2386:

Total fee for filing the patent application in the amount of \$ 760.00
 The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account 19-2386.

EXPRESS MAIL LABEL NO:

EL 375 516 533 US

Respectfully submitted,


Omkar K. Suryadevara
Attorney for Applicant(s)
Reg. No. 36,320

25 Metro Drive, Suite 700
San Jose, CA 95110
Phone 408 453-9200
Fax 408 453-7979

Austin, TX
Newport Beach, CA
San Francisco, CA

EXPRESS MAIL LABEL NO:

EL375516533US

Speculative Packet Selection For Transmission of Isochronous Data

Jack B. Hollins

5

CROSS-REFERENCE TO RELATED APPLICATION

This application is related to and incorporates by reference herein the commonly owned co-pending U.S. Patent Application Serial Number XX/XXX,XXX, entitled "Method and Mechanism for Synchronizing A Slave's Timer To A Master's Timer," inventor Jack B. Hollins, filed November 30, 1999, 10 attorney docket number M-8009 US.

CROSS-REFERENCE TO SOURCE CODE APPENDIX

Appendix A and Appendix B, which are part of the present disclosure, 15 contain VERILOG source code for implementing one embodiment of this invention as described more completely below.

A portion of the present disclosure contains material that is subject to copyright protection. The copyright owner has no objection to the facsimile reproduction by anyone of the patent document or the patent disclosure, as it 20 appears in the Patent and Trademark Office patent files or records, but otherwise reserves all copyright rights whatsoever.

BACKGROUND

IEEE 1394 High Performance Serial Bus ("IEEE 1394 standard") provides 25 a protocol for a high speed serial bus that supports isochronous data transfer. In isochronous data transfer, data is broadcasted on assigned channels with guaranteed bandwidth allocation. IEEE 1394 standard is available from the Institute of Electrical and Electronic Engineers located at 345 East 47th Street, New York, N.Y. 10017-2394. IEEE 1394 standard can be purchased from IEEE's 30 web site at <http://www.ieee.org/>. IEEE 1394 standard is hereby incorporated by reference in its entirety.

An implementation of IEEE 1394 standard includes a first node 6000 and a second node 7000 coupled through a cable 6014 (FIG. 1A). Node 6000 includes an application logic 6002, a link controller 6004, and a physical layer chip 6006 (also called “PHY chip”). Circuitry included in application logic 6002 (Fig. 1B)

5 depends on the application. For example, for a set top box, logic 6002 includes RF tuner, IF tuner, forward error correction circuit, MPEG2 transport stream decoder, MPEG2 video decoder, MPEG2 audio decoder, smartcard interface, and memory (ROM and RAM). Similarly, node 7000 includes another application logic 7002, a link controller 7004, and a PHY chip 7006. Link controller 6004 (FIG. 1B)
10 includes a packet transmitter 6008, a packet receiver 6010, and a cycle control 6012. To transmit data, link controller 6004 makes a bus request to PHY chip 6006. After winning bus arbitration, PHY chip 6006 informs link controller 6004 that it has the bus and may transmit data.

IEC 61883-4 provides that “[i]f not enough data is available to transmit in
15 the isochronous packet, then an empty packet shall be transmitted.” P. 9. IEC 61883-4 also provides that “[i]f for some reason the delay in the transmitter is too long, resulting in a time stamp which points in the past (late packet), then this source packet is not transmitted.” P. 13. IEC 61883-1 provides the details as to how to generate a empty common isochronous packet. IEC 61883-1 and IEC
20 61883-4 are available from the International Electrotechnical Commission, 3, rue de Varembé, P.O. Box 131, CH - 1211 Geneva 20, Switzerland. IEC 61883-1 and IEC 61883-4 can be purchased from IEC’s web site at <http://www.iec.ch/home-e.htm>. IEC 16883-1 and IEC 61883-4 are hereby incorporated by reference in its entirety.

25

SUMMARY

In accordance with the present invention, a refetch logic coupled between an application logic and a link controller selectively passes data from one of two data sources in the application logic to the link controller. The link controller uses
30 the data to begin generation of a packet even before receiving control of a medium (such as a bus) on which the packet is to be transmitted. In one example, the

refetch logic supplies the link controller with data from a first source for generating a packet in anticipation of transmission. In the example, prior to transmission of the packet, the refetch logic may switch from the first source to a second source if necessary. The switch between sources may be necessary, for example, because

5 there is not enough data provided by the first source for the packet to be formed or if the data from the first source is too old to be sent. The ability to switch sources allows the link controller to request control of the transmission medium prior to receiving from the application logic the data that is to be transmitted (in the case when data from the second source which is actually transmitted is sent after data

10 from the first source).

In one embodiment, the refetch logic propagates by default the data from a first bus of the application logic to the link controller. The link controller reads data supplied by the refetch logic and starts to generate a packet. If the application logic (containing the two data sources) decides to transmit data from a second bus

15 prior to transmission of the just-described packet, the refetch logic propagates data from the second bus to the link controller. The refetch logic also instructs the link controller to discard the just-described packet (formed from data of the first source) and to generate a new packet.

In this embodiment, at the time of providing data from the first source, the

20 refetch logic also makes a request to the link controller to transmit data. The link controller then makes a request to a physical layer chip to obtain control of the transmission medium on which data is to be transmitted. While waiting to receive control of the transmission medium, the link controller reads data from the refetch logic and starts to generate a packet. After receiving control of the transmission

25 medium, the link controller transmits a status signal (informing the application logic and the refetch logic) that the link controller will start data transmission at a specified time in the future. The application logic must decide within the specified time whether to continue with data being supplied on the first bus or switch to a second bus (by driving a control signal called "data refetch signal").

30 In one implementation, the refetch logic includes a state machine that controls a multiplexer which selectively propagates data from one of the first bus

and the second bus to the link controller. The state machine propagates data from the first bus to the link controller by default. On receipt of the data refetch signal (described above), the state machine propagates data from the second bus to the link controller and transmits a control signal (also called "packet discard signal") to the link controller. The link controller then discards the packet (also called "first packet") formed from the data supplied by first bus, and begins to generate a new packet (also called "second packet") from the second bus.

In this implementation, the link controller includes a packet transmitter that generates the first packet and also includes a state machine that controls the packet transmitter. Specifically, the state machine in the link controller causes the packet transmitter to discard the first packet on receiving the packet discard signal. Thereafter, the packet transmitter generates a second packet from the data received from the refetch logic and supplies the second packet to the physical layer chip for transmission to another device. In this implementation, the packet transmitter starts transmission of the first packet if the packet discard signal is not received within the specified time.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1A illustrates, in a high level block diagram, prior art architecture of IEEE 1394 standard.

FIG. 1B illustrates, in a high level block diagram, a prior art link controller.

FIG. 2 illustrates, in a high level block diagram, a circuit that includes an application logic, a refetch logic, a link controller, and a PHY chip in accordance with one embodiment of the present invention.

FIG. 3 illustrates, in a block diagram, a refetch logic in accordance with one embodiment of the circuit illustrated in FIG. 2.

FIG. 4 illustrates, in a flow chart, a method used by the circuit illustrated in FIG. 2 to change a source of data for isochronous transmission.

FIG. 5 illustrates, in a timing diagram, the relationship between the transferred signals among a state machine, an application logic, and a link controller of FIG. 2 and FIG. 3.

FIG. 6 illustrates, in a state diagram, a state machine used to implement the refetch logic illustrated in FIG. 3 and the method illustrated in FIG. 4.

FIG. 7 illustrates, in a block diagram, a portion of a link controller illustrated in FIG. 2.

5 FIG. 8 illustrates, in a flow chart, a method used by the link controller to adapt to the change of a data source for isochronous transmission illustrated in FIG. 7.

10 FIG. 9 illustrates, in a timing diagram, the relationship between transferred signals among a second state machine, an application logic, and a PHY chip illustrated in FIG. 2 and 7.

FIG. 10 illustrates, in a state diagram, a state machine used to implement the link controller in FIG. 7 and the method illustrated in FIG. 8.

DETAILED DESCRIPTION

15 In accordance to IEEE 1394 standard, one node among a number of nodes interconnected by a shared bus is responsible for time distribution to the other nodes. This node is known as the cycle master. Periodically the cycle master transmits a cycle start packet that is used by other nodes on the IEEE 1394 bus to synchronize their local clocks (also called “CYCLE_TIME register”) and define
20 the start of the phase in which only isochronous packets can be transmitted (also called “isochronous phase”). For an exemplary CYCLE_TIME register, see U.S. Patent Application Serial Number XX/XXX,XXX, entitled “Method and Mechanism for Synchronizing A Slave’s Timer To A Master’s Timer,” by inventor Jack B. Hollins, filed November 30, 1999, attorney docket number M-8009 US,
25 which is incorporated by reference above.

In order to meet the timing requirements to guarantee access to the bus before the isochronous phase is over, a link controller must make a bus request as soon as possible after the detection of a cycle start packet and the desire for isochronous transmission. In order to make timely isochronous bus request, the
30 link controller must be made aware of the desire for isochronous transmission and packet dependent information necessary for bus request before the isochronous

701 of a physical layer chip 7 (also called "PHY chip"). In response to the medium request signal, PHY chip 7 arbitrates for control of transmission medium 8 with other devices that share medium 8. PHY chip 7 drives a status signal (hereinafter called "medium grant signal") on a bus 702 when link controller 6 has won control of medium 8. Bus 702 is coupled to a port 609 of link controller 6. In response to the medium grant signal, link controller 6 drives active another status signal (hereinafter "transmission grant signal") to inform refetch logic 5 and application logic 4 that link controller 6 now has control of transmission medium 8. A line 602 carries the transmission grant signal to a terminal 509 of refetch logic 5 and to a terminal 401 of application logic 4.

In one embodiment, application logic 4 has two data buses 406 and 408 that are respectively coupled to input ports 505 and 507 of refetch logic 5. Refetch logic 5 propagates data from a first data bus 406 to an output bus 506 by default. When refetch logic 5 receives an active data refetch signal on a terminal 503, refetch logic 5 propagates data from a second data bus 408 to output bus 506. Terminal 503 is coupled to a line 404 that carries the data refetch signal from application logic 4. Refetch logic 5 also drives active a control signal (hereinafter "packet discard signal") to instruct link controller 6 to discard the first packet and to generate a second packet from new data on output bus 506. A line 504 carries the packet discard signal to a terminal 605 of link controller 6.

In this embodiment, refetch logic 5 continues to propagate data from data bus 408 to output bus 506 until an active signal (hereinafter "transmission finish signal") is received on a terminal 511. Data bus 506 is coupled to a port 607 of link controller 6. Link controller 6 generates a packet from the data received on port 607. Link controller 6 drives the packet on a bus 608, which is coupled to a port 703 of PHY chip 7 and the PHY chip 7 drives the packet on transmission medium 8 to other devices.

In one embodiment, link controller 6 fetches data from output bus 506 (which carries data from data bus 406 by default) after receiving the active transmission request signal on terminal 601, and before receiving the medium grant signal on port 609, in an act that is also called "prefetching." So, link controller 6

reads data from output bus 506 even before application logic 4 has decided what data is to be sent on transmission medium 8 (e.g., before deciding whether to transmit from data bus 406 or data bus 408).

In this embodiment, link controller 6 begins to generate the first packet

5 from the prefetched data in response to receiving the active transmit request signal. At the time the transmission request signal is active, output bus 506 carries the data from bus 406 by default. In one implementation, for example, application logic 4 provides on bus 406 a header in the form of the first thirty-two bits of data 42 (when the transmission request signal is active) that is stored in a first in-first out
10 (FIFO) buffer 46 (FIG. 3). In one variation, data 42 conforms to the data format illustrated in FIG. 1 and FIG. 2 of IEC 61883-4 (incorporated by reference above).

Link controller 6 of this embodiment reads and uses the header (e.g., the first thirty-two bits) of data 42 to start generating the first packet. In one variation, the first packet is an isochronous packet conforming to the data format illustrated
15 in FIG. 6-17 of IEEE 1394 standard (incorporated by reference above). The generation of an isochronous packet includes the insertion of an isochronous header, a cyclical redundancy check (“CRC”) for the isochronous header, the data field (e.g., data 42), and a CRC for the data field according to Chapter 6 of IEEE 1394 standard.

20 In one variation, link controller 6 recovers a speed code included in the first thirty-two bits of data 42. Link controller 6 uses the speed code to transmit a bus request signal to PHY chip 7. This variation is further described below, in reference to FIG. 3 and FIG. 7.

In one embodiment, node 2 (FIG. 3) includes an application logic 4 that
25 drives active the data transmit signal (e.g. signal “Isoxmitp” in FIG. 3) to request data transmission. In one embodiment, application logic 4 requests isochronous transmission in conformance to IEEE 1394 standard. Line 402 carries signal Isoxmitp to a terminal 513 of a state machine 52. In response to the active signal Isoxmitp, state machine 52 drives active the transmission request signal (e.g., in
30 FIG. 3, signal “Isopktreqn”).

In this embodiment, state machine 52 causes a multiplexer 54 to propagate data from data bus 406 (received on a port 521) to output bus 506 by default. State machine 52 causes multiplexer 54 to propagate data from data bus 408 (received on port 523) to output bus 506 when state machine 52 receives an active data refetch signal (e.g. signal “Refetch_conditionp” in FIG. 3) on a terminal 515 coupled line 404. State machine 52 causes multiplexer 54 to propagate signals from bus 408 to bus 506 by driving active a mux control signal (e.g., in FIG. 3, signal “Isosourceselp”) on a line 508 coupled to a control terminal 525 of multiplexer 54. State machine 52 drives the mux control signal active until it receives an active transmission finish signal (e.g., in FIG. 3, signal “Confirmn”) on a terminal 519 coupled to line 604.

Depending on the implementation, any one of various requirements that depend on a specific standard being implemented (e.g., IEC 61883-4 may require that a stale or incomplete packet in the packet transmitter to be discarded and be replaced with a new packet) or the specific application (which may be doing flow control or be too slow in generating data 42) can cause application logic 4 to drive the data refetch signal active, thereby to switch from data bus 406 to data bus 408.

In one embodiment, application logic 4 must decide to switch from data bus 406 to data bus 408 within a specified time (also called “refetch time”) after receiving an active transmission grant signal (e.g., in FIG. 3, signal “Isogntp”) on terminal 401. Otherwise link controller 6 begins transmission of the first packet formed from data prefetched from bus 506. In one implementation, the first packet is an isochronous packet in conformance with IEEE 1394 standard.

State machine 52 informs link controller 6 of any change in the data source so that link controller 6 can discard a first packet generated from prefetched data and generate a second packet from the data on bus 408. If such change is not supported, the first packet generated by link controller 6 is defective because of the change in data source.

State machine 52 drives active packet discard signal (e.g., in FIG. 3, signal “Isorefchp”) to inform link controller 6 of the switch from data bus 406 to data bus 408. As previously described, link controller 6 waits for a specified time, e.g.,

the refetch time, before starting data transmission. During the refetch time, application logic 4 may decide to switch from data bus 406 to bus 408 and instruct state machine 52 to drive the packet discard signal active. After link controller finishes data transmission, link controller 6 drives the transmission finish signal active to indicate that state machine 52 can once again request data transmission.

5 State machine 52 starts with action 82 (FIG. 4) and initializes all signals as inactive. Action 82 is followed by action 84. In action 84, state machine 52 determines if application logic 4 requests data transmission. Application logic 4 drives active the data transmit signal (e.g., in FIG. 3, signal "Isoxmitp") if it desires 10 data transmission. Action 84 is followed by action 86 if state machine 52 receives an active signal Isoxmitp at terminal 513. Otherwise, action 84 loops back to itself to wait for an active signal Isoxmitp.

15 In action 86, state machine 52 drives an active signal Isopktreqn on line 502 to request isochronous transmission from link controller 6. Action 86 is followed by action 88. In action 88, state machine 52 determines if link controller 6 has control of transmission medium 8 for data transmission. State machine 52 receives an active signal Isogntp on terminal 517 if link controller 6 has control of 20 transmission medium 8. Action 88 is followed by action 90 if link controller 6 has control of transmission medium 8. Otherwise, action 88 loops back to itself to wait for an active signal Isogntp.

25 In action 90, state machine 52 determines if application logic 4 wishes to switch the source of data from data bus 406 to data bus 408. State machine 52 receives an active signal Refetch_conditionp on terminal 515 if application logic 4 wishes to switch from data bus 406 to data bus 408. Action 90 is followed by action 94 if application logic 4 wishes to switch the data source. Otherwise, action 90 is followed by action 92.

30 In action 92, state machine 52 waits for link controller 6 to finish data transmission. State machine 52 receives an active signal Confirmn on terminal 519 when link controller 6 finishes data transmission. Action 92 is followed by action 84. In action 94, state machine 52 causes multiplexer 54 to propagate data from bus 408 to bus 506. Action 94 is followed by action 92.

In one example, at time t0 (FIG. 5) application logic 4 drives active signal Isoxmitp to indicates its desire for data transmission. Signal Isoxmitp remains active until application logic 4 does not desire data transmission. At time t1, state machine 52 drives active signal Isopktreqn to request isochronous transmission on transmission medium 8 in response to the active signal Isoxmitp. Signal Isopktreqn remains active as long as signal Isoxmitp is active. At this time, multiplexer 54 propagates data from port 525 (coupled to data bus 406, also called “first source”) to output bus 506 because signal Isosourceselp is inactive. Signal Isosourceselp is inactive because state machine 52 has yet to receive an active signal Refetch_conditionp.

Between time t1 and time t3, state machine 52 waits for the result of the bus arbitration. At time t3, state machine 52 receives an active signal Isogntp. The active signal Isogntp indicates that link controller 6 has control of transmission medium 8 and that link controller 6 will wait for an active signal Isorefetchnp for a specified time, i.e., the refetch time (e.g., 4 clock cycles), before starting isochronous transmission to PHY chip 7. In one implementation, transmission medium 8 is a serial bus in conformance with IEEE 1394 standard.

At time t3, state machine 52 drives active signal Isosourceselp in response to receiving an active signal Refetch_conditionp and the active signal Isogntp. Signal Refetch_conditionp remains active until a specified condition that requires the switch from data bus 406 to data bus 408 no longer exists. Multiplexer 54 propagates signals from port 523 (coupled to data bus 408) to data bus 506 in response to the active signal Isosourceselp. As illustrated in FIG. 5, multiplexer 54 propagates, and link controller 6 receives, data from data bus 408 (also called “second source”) from time t4 to time t5 because signal Isosourceselp is active. Also at time t3, state machine 52 drives active signal Isorefetchnp in response to the active signal Refetch_conditionp and the active signal Isogrntp.

Active signal Isorefetchnp informs link controller 6 that the data source has changed and that link controller 6 must discard the first packet formed from prefetched data and generate the second packet. The time period from time t3 to time t5 is for example the specified time (the refetch time) within which

application logic 4 must decide to change from data bus 406 to data bus 408. As shown in FIG. 5, link controller 6 starts to transmit the second packet at time t5, which is the end of the refetch time.

At time t7, state machine 52 receives an active signal Confirmn that
 5 indicates link controller has finished transmitting the second packet and that state machine 52 can again request data transmission on transmission medium 8. As shown in FIG. 5, application logic 4 continues to drives active signal Isoxmitp to indicate its desire for data transmission and state machine 52 drives continues to drive signal Isopktreqn active in response to the active signal Isoxmitp.

10 At time t9, state machine 52 receives an active signal Isogntp, indicating that link controller 6 has control of the bus and that link controller 6 will await an active signal Isorefchp for a specified time, i.e., refetch time, before starting data transmission to PHY chip 7. As the timing diagram illustrates, link controller 6 continues to receive data from data bus 406 (first source) because signals
 15 Refetch_conditionp, Isosourceselp, and Isorefchp are inactive from time t8 to time t14. As the timing diagram shows, link controller 6 starts to transmit the first packet at time t11, which is the end of the refetch time. At time t9, state machine drives signal Isopktreqn inactive in response to an inactive signal Isoxmitp.

At time t13, state machine 52 receives an active signal Confirmn, indicating
 20 link controller 6 has transmitted the first packet and that state machine 52 can once again request data transmission. However, state machine 52 does not make another request (drive active signal Isopktreqn) at time t14 because application logic 4 no longer desires data transmission (inactive signal Isoxmitp).

A state diagram (FIG. 6) provides that state machine 52 starts in state 1
 25 (also called “1st start state”). State machine 52 transitions from state 1 to state 2 (also called “data transmission state”) on receiving an active signal Isoxmitp on terminal 513. During transition from state 1 to state 2, state machine 52 drives an active signal Isopktreqn on line 502. The condition and action of this transition are captioned in box 96.

30 State machine 52 transitions from state 2 to state 3 (also called “1st wait state”) after receiving an active signal Isogntp on terminal 517. During transition

from state 2 to state 3, state machine 52 drives active signal Isopktreqn, and inactive signal Isosourceselp and signal Isorefetchn. The condition and action of this transition are captioned in box 98.

State machine 52 transitions from state 3 to state 1 after receiving an active
5 signal Confirmn on terminal 519. During transition from state 3 to state 1, state
machine 52 drives inactive the following: signal Isosourceselp, signal Isopktreqn,
and signal Isorefetchn.

State machine 52 transitions from state 2 to state 4 (also called “refetch
state”) on receiving an active signal Refetch_conditionp. During transition from
10 state 2 to state 4, state machine 52 drives active signal Isosourceselp on line 508
and signal Isopktreqn on line 502. The conditions and actions of this transition are
captioned in box 102.

State machine 52 transitions from state 4 to state 1 after receiving an active
signal Confirmn on terminal 519. State machine 52 transitions from state 4 to state
15 5 by driving inactive the following: signal Isosourceselp, signal Isopktreqn, and
signal Isorefetchn.

In one embodiment, node 2 (FIG. 2) conforms to IEC 61883-4 standard. In
accordance to a condition of IEC 61883-4, a transmitter that is active in using
transmission medium 8, e.g., an application logic 4 that requests isochronous
20 transmission, must transmit a packet containing data in every cycle of a
predetermined frequency, e.g., 8kHz or 125 microseconds. Otherwise, such a
transmitter must transmit an empty packet, also called empty “common
isochronous packet” abbreviated empty “CIP”, if there is not enough data to
transmit a data packet.

25 There may not be enough data to generate a data packet, e.g., if application
logic 4 generates less data within a single cycle than a bandwidth allocated to
application logic 4 (by an IEEE 1394 isochronous resource manager), in which
case data generated in two or more cycles may be transmitted in a single packet
which is preceded and followed by empty CIPs.

30 In this embodiment, application logic 4 supplies either data 42 (FIG. 3) on
data bus 406 or data 44 of an empty CIP packet on data bus 408. As noted above,

application logic 4 may decide to transmit data 44 instead of data 42 if there is not enough data to transmit an isochronous packet. If so, application logic 4 drives an active signal Refetch_conditionp on line 404 to refetch logic 5. Application logic 4 must determine this condition within the specified time after receiving an active
5 signal Isogntp on terminal 401 because thereafter link controller 6 starts isochronous transmission of the packet.

State machine 52 causes multiplexer 54 to propagate the empty CIP packet signals from data bus 408 to data bus 506 in response to an active signal Refetch_conditionp. State machine 52 also drives an active signal Isorefetchnp on
10 line 504 to instruct link controller 6 to discard the first packet formed from prefetched data 42 from output bus 506.

In one implementation, application logic 4 stores data 42 in a first in-first out buffer (FIFO) 46, where the output of first in-first out buffer 46 is data bus 406. Application logic 4 uses a storage level indicator of first in-first out buffer 46 to
15 determine if there is enough data to transmit an isochronous packet in accordance to IEC 61883-4. Application logic also includes a bit pattern generator 48 that generates an empty CIP packet in accordance to IEC 61883-1, where the output of bit pattern generator 48 is provided on data bus 408. If application logic 4 determines within the refetch time that there is not enough data, application logic 4
20 drives an active signal Refetch_conditionp.

In this implementation, application logic 4 also recovers a time stamp from a header from data 42. IEC 61883-4 requires that data with a time stamp that points in the past (“late packet”) should not be transmitted. Thus, application logic 4 compares the recovered time stamp to the current cycle time stored in a cycle
25 control 68 (FIG. 7) to determine if data 42 should be transmitted. Application logic 4 drives an active signal Refetch_conditionp if data 42 is not to be transmitted.

For an exemplary cycle control 68, see U.S. Patent Application Serial Number XX/XXX,XXX, entitled “Method and Mechanism for Synchronizing A
30 Slave’s Timer To A Master’s Timer,” by inventor Jack B. Hollins, filed November 30, 1999, attorney docket number M-8009 US, which is incorporated herein by

reference in its entirety. Note that another cycle control is used in another embodiment. Furthermore, in yet another embodiment, application logic 4 drives signal Refetch_conditionp active under other conditions, such as availability of data following the above-described “late packet.”

5 In one embodiment, link controller 6 (FIG. 7) includes a state machine 62. State machine 62 includes a terminal 611 coupled to receive signal Isopktreqn on line 502. In response to an active signal Isopktreqn on terminal 611, state machine 62 drives an active signal Isolreqp on line 616 to request a PHY-link interface 69 to transmit a bus request to PHY chip 7. Line 616 is coupled to terminal 629 of PHY-link interface 69.

10 In response to an active signal Isolreqp on terminal 629, PHY-link interface 69 drives signal LReq on bus 606 to PHY chip 7. An example of signal LReq is a seven bit bus request signal conforming to the requirements of Annex J of IEEE 1394 standard. In this example, signal LReq has a start bit, a three bit request type field, a two bit request speed field, and a stop bit. An active signal Isolreqp 15 indicates to PHY-link interface 69 that the request type field is to be filled with a code for arbitration of isochronous transmission. A dedicated line (also called “speed code line”) 410 from application logic 4 provides to PHY-link interface 69 a speed code.

20 In one variation, link controller 6 recovers a speed code from the header (e.g., the first 32 bits) of data 42 read from output bus 506. In the example, a packet transmitter 64 that is included in link controller 6 recovers the speed code from the first 32 bits of data 42 and transmits the speed code on a line 622 coupled to a terminal 633 of PHY-link interface 69 that is included in link controller 6.

25 PHY-link interface 69 includes the speed code in signal LReq to PHY chip 7 to arbitrate for transmission medium 8.

Upon winning arbitration, PHY chip 7 drives signal Ctl on line 702 to inform link controller 6 of the result. Signal Ctl is, for example, a two bit status signal formatted in accordance to Annex J of IEEE 1394 standard. Line 702 is 30 coupled to port 635 of PHY-link interface 69. In response to the signal Ctl, PHY-

link interface 69 drives an active signal Arbgntp on line 618. Line 618 is coupled to terminal 615 of state machine 62.

In response to an active signal Arbgntp, state machine 62 drives active the signal Isogntp on line 602 to inform application logic 4 and refetch logic 5 that link controller 6 has control of transmission medium 8. Line 602 is coupled to terminal 509 of refetch logic 5 and terminal 623 of packet transmitter 64.

After driving signal Isogntp active, state machine 62 drives signal Discardp active on line 610 if state machine 62 receives an active signal Isorefchp on terminal 613 prior to receiving an active signal Refetchtimeoutp on terminal 619.

10 An active signal Discardp instructs packet transmitter 64 to discard the first packet formed from prefetched data received on port 625, which is coupled to bus 506 of refetch logic 5. State machine 62 does not drive signal Discardp active if state machine 62 receives an active signal Refetchtimeoutp.

Terminal 623 of packet transmitter 64 is coupled to line 602 carrying signal Isogntp. In response to an active signal Isogntp, packet transmitter 64 waits for a predetermined time (also called “specified time” or “refetch time”), e.g., 4 clock cycles. If packet transmitter 64 receives an active signal Discardp on terminal 621 within the specified time, packet transmitter 64 does the following: (1) discard the first packet formed from prefetched signals received on port 625 (coupled to bus 506) and (2) generate and transmit the second packet formed from data received on port 625. If packet transmitter 64 does not receive an active signal Discardp on terminal 621 within the specified time, packet transmitter 64 (1) transmits the first packet on a bus 620 coupled to a terminal 627 of PHY-link interface 69 and (2) drives active signal Refetchtimeoutp on line 614 coupled to terminal 619 of state machine 62 to indicate that data transmission has started. Under either condition, packet transmitter 64 drives signal Endxmitp active on line 612 after transmitting one packet. Line 612 is coupled to terminal 617 of state machine 62.

In response to an active signal Endxmitp on terminal 617, state machine 62 drives active signal Confirmn on line 604 to inform refetch logic 5 that data transmission is complete and that refetch logic 5 can once again request data transmission.

State machine 62 (FIG. 8) starts in action 106 and initializes all signals as inactive. Action 106 is followed by action 108. In action 108, state machine 62 determines if refetch logic 5 desires to transmit data. State machine 62 receives an active signal Isopktreqn on terminal 601 if refetch logic 5 desires data
5 transmission. Action 108 is followed by action 110 if refetch logic 5 desires to transmit data. Otherwise, action 108 loops back to itself to wait for an active signal Isopktreqn.

In action 110, state machine 62 drives active signal Isolreqp on line 616. An active signal Isolreqp instructs PHY-link interface 69 to request PHY chip 7 for
10 isochronous transfer on transmission medium 8. Action 110 is followed by action 112. In action 112, state machine 62 determines if link controller 6 has control of bus 8 for data transmission. Link controller 6 has control of transmission medium 8 if state machine 62 receives an active signal Arbgntp on terminal 615. Action
15 110 is followed by action 114 if state machine 62 receives an active signal Arbgntp on terminal 615. Otherwise, action 110 loops back to itself to wait for an active signal Arbgntp.

In action 114, state machine 62 informs refetch logic 5 that link controller 6 has control of bus 8. To do so, state machine 62 drives active signal Isogntp on line 602. Action 114 is followed by action 116. In action 116, state machine 62
20 determines if, prior to a predetermined time, refetch logic 5 instructs packet transmitter 64 to discard the first packet formed from prefetched data. The predetermined time corresponds to a time period after state machine 62 drives an active signal Isogntp on line 602 and before state machine 62 receives an active signal Refetchtimeoutp on terminal 515. Action 114 is followed by action 118 if,
25 prior to the predetermined time, refetch logic 5 instructs packet transmitter 64 to discard a portion of the first packet formed from prefetched data. Otherwise, action 114 is followed by action 120.

In action 118, state machine 62 instructs packet transmitter 64 to discard the first packet formed from prefetched signals from port 625. To do so, state machine
30 62 drives active signal Discardp on line 610. Action 118 is followed by action 120. In action 120, state machine 62 waits for packet transmitter 64 to finish

isochronous transmission. State machine 62 receives an active signal Endxmitp on terminal 617 when packet transmitter 64 finishes isochronous transmission. Action 120 is followed by action 122. In action 122, state machine 62 informs refetch logic 5 that it can once again request isochronous transmission. To do so, state
 5 machine 62 drives an active signal Confirmn on line 604.

In one example, at time t101 (FIG. 9), refetch logic 5 drives signal Isopktreqn active to request data transmission on transmission medium 8. At time t101, state machine 62 drives active signal Isolreqp on line 616 to request control of transmission medium 8 in response to the active signal Isopktreqn.

10 From time t101 to time t103, state machine 62 waits the result of the bus arbitration. At time t103, state machine 62 receives an active signal Arbgntp indicating that link controller 6 has control of transmission medium 8. Also at time t103, state machine 62 drives signal Isogntp active on line 602 in response to the active signal Arbgntp. An active signal Isogntp indicates to refetch logic 5 that link
 15 controller 6 has transmission medium 8 and will wait for an active signal Isorefetchnp for a specified time period (e.g., 4 clock cycles) before starting isochronous transmission to PHY chip 7.

At time t104, state machine 62 receives an active signal Isorefetchnp on terminal 613. As the timing diagram shows, state machine 62 receives the active
 20 signal Isorefetchnp prior to receiving an active signal Refetchtimeoutp on terminal 619 at time t106. Thus, state machine 62 drives an signal Discardp active on line 610 to instruct packet transmitter 64 to discard the first packet formed from prefetched data and to generate the second packet from data received on port 625. As the timing diagram shows, packet transmitter 64 receives data from the second
 25 source (bus 408) and the link controller generates the second packet from time t105 to time t108.

At time t107, state machine 62 receives a signal Endxmitp active on terminal 617. An active signal Endxmitp informs state machine 62 that data transmission is complete. At time t107, state machine 62 drives signal Confirmn active on line 604 in response to the active signal Endxmitp. An active signal Confirmn informs refetch logic 5 that it may once again request isochronous

transmission. As FIG. 9 illustrates, link controller 6 transmits a second packet after t106, which is the end of the refetch time.

At time t109, state machine 62 receives an signal Isopktreqn active on terminal 611. Also at time t109, state machine 62 drives signal Isolreqp active on line 616 to request control of transmission medium 8 in response to the active signal Isopktreqn. As FIG. 9 illustrates, link controller 6 transmits a first packet after t115, which is the end of the refetch time.

At time t115, state machine receives signal Refetchtimeoutp active at terminal 619 prior to receiving an active Isorefetchnp signal. Accordingly, state machine 62 no longer discards the first packet formed from prefetched data.

State machine 62 (FIG. 10) starts in state 5 (also called “2nd start state”). State machine 62 transitions from state 5 to state 6 (also called “bus request state”) on receiving an active signal Isopktreqn on terminal 611. To transition from state 1 to state 2, state machine 62 drives signal Isolreqp active on line 616. The condition and action of this transition are captioned in box 124.

State machine 62 transitions from state 6 to state 7 (also called “2nd wait state”) on receiving an active signal Arbgntp on terminal 615. To transition from state 2 to state 3, state machine 62 drives signal Isogntp active on line 602. The condition and action of this transition are captioned in box 126.

State machine 62 transitions from state 7 to state 8 (also called “3rd wait state”) on receiving an active signal Isorefetchnp on terminal 613 prior to receiving an active signal Refetchtimeoutp on terminal 619. If this condition occurs, state machine 62 drives signal Discardp active on line 610 during the transition from state 7 to state 8. The conditions and action of this transition are captioned in box 128.

State machine 62 also transitions from state 7 to state 8 on receiving an active signal Refetchtimeoutp on terminal 619 prior to receiving an active signal Isorefetchnp on terminal 613. If this occurs, state machine 62 drives inactive the following during the transition from state 7 to state 8: signal Isogntp, signal Confirmn, signal Discardp, and signal Isolreqp. The conditions and actions of this transition are captioned in box 130.

State machine 62 transitions from state 8 and state 5 on receiving an active signal Endxmitp on terminal 617. To transition from state 4 and 5 to state 1, state machine 62 drives signal Confirmn active on line 604. The condition and action for these transitions are captioned in box 132.

5 Numerous modifications and adaptations of the embodiments described herein will be apparent to the skilled artisan in view of the disclosure. For example, state machine 52 and state machine 62 can be included in a single state machine that has all their functionality. Furthermore, state machine 52 and state machine 62 can be used with other standards which have different conditions for
10 switching a data source. Numerous such changes and modifications are encompassed by the attached claims.

E P C O D E E P E F F I C E

APPENDIX A

```

*****
5   *
*
*
*
*   * Description: This module implements isorefetch mechanism
10  *
*
*****
15 // %W%
`timescale 1 ns / 1 ns
module applogic ( resetp ,
20      clkp ,
           isoxmitp ,
25      isogntp ,
           confirmn ,
30      refetch_conditionp ,
           isopktreqn ,
           isorefetchp ,
35      isosourceselp ) ;
// from application logic
40      input clkp ; // clock
           input resetp ; // reset
// from software writable register
45      input      isoxmitp ; // iso transmission initiate control
           input      isogntp ; // actual transmission is about to begin
           input      confirmn ; // transmission is complete
50      // from application logic
           input      refetch_conditionp ; // default source invalid
55      // to 1394 link layer controller
           output     isopktreqn ; // request for iso transmission
           output     isorefetchp ; // packet source has changed, discard
any
60      start of                                     // prefetched data and read from

```

```

                // packet

5   // to application logic
    output    isosourceselp ; // link layer controller packet
output
    // source selector

10  //***** PARAMETERS
***** parameter FF_DELAY = 1;

15  // ***** REG
*****
```

```

        reg           ctl_isopktreqn ;
20    reg           ctl_isorefetchnp ;
        reg           ctl_isosourceselp ;
25    reg [3:0]      stateap ;
        reg           isopktreqn ;
        reg           isorefetchnp ;
30    reg           isosourceselp ;
        reg           idle ;
35    reg           transmitreq ;
        reg           transmitdefault ;
        reg           transmitsecondary ;
40    wire [3:0]    nextstateap ;
        wire          IDLE ;
45    wire          TRANSMITREQ ;
        wire          TRANSMITDEFAULT ;
        wire          TRANSMITSECONDARY ;

50    assign IDLE = stateap[0] ;
        assign TRANSMITREQ = stateap[1] ;
55    assign TRANSMITDEFAULT = stateap[2] ;
        assign TRANSMITSECONDARY = stateap[3] ;
60    assign nextstateap[0] = idle ;
        assign nextstateap[1] = transmitreq ;
```

```

      assign nextstateap[2] = transmitdefault ;
      assign nextstateap[3] = transmitsecondary ;
5

      always @ ( posedge clkp )
      begin
10       if ( resetp )
          begin
            stateap <= #FF_DELAY 4'h1 ;
            end
          else
15       begin
            stateap <= #FF_DELAY nextstateap ;
            end
          end
20   always @ ( posedge clkp )
      begin
        if ( resetp )
          begin
            isopktreqn <= #FF_DELAY 1'b1 ;
            isorefetchnp <= #FF_DELAY 1'b0 ;
            isosourceselp <= #FF_DELAY 1'b0 ;
            end
          else
30       begin
            isopktreqn <= #FF_DELAY ctl_isopktreqn ;
            isorefetchnp <= #FF_DELAY ctl_isorefetchnp ;
            isosourceselp <= #FF_DELAY ctl_isosourceselp ;
            end
35       end
      end

      always @ (/*AUTONSENSE*/ IDLE or TRANSMITDEFAULT or TRANSMITREQ
40           or TRANSMITSECONDARY or confirmn or isogntp or isoxxmitp
           or refetch_conditionp)

      begin
        // initialization prevents latches
        idle = 1'b0 ;
45       transmitreq = 1'b0 ;
        transmitdefault = 1'b0 ;
        transmitsecondary = 1'b0 ;

        ctl_isopktreqn = 1'b1 ;
50       ctl_isorefetchnp = 1'b0 ;
        ctl_isosourceselp = 1'b0 ;

        case (1'b1)

55       IDLE : casez ( isoxxmitp )
                  1'b0 : idle = 1'b1 ;
                  1'b1 : transmitreq = 1'b1 ;
60       //summit modcovoff -b

```

```

                default : idle = 1'bx ;
//summit modcovon -b
        endcase // casez( isoxmtp )

5      TRANSMITREQ : casez ( { isogntp ,refetch_conditionp } )

10     2'b0? : begin
          transmitreq = 1'b1 ;
          ctl_isopktreqn = 1'b0 ;
        end

15     2'b10 : begin
          transmitdefault = 1'b1 ;
          ctl_isopktreqn = 1'b0 ;
        end

20     2'b11 : begin
          transmitsecondary = 1'b1 ;
          ctl_isopktreqn = 1'b0 ;
          ctl_isorefetchnp = 1'b1 ;
          ctl_isosourceselp = 1'b1 ;
        end

25     //summit modcovoff -b
        default : transmitreq = 1'bx ;
//summit modcovon -b
        endcase // casez( { isogntp ,refetch_conditionp } )
)

30     TRANSMITDEFAULT : casez ( confirmnn )

35     1'b0 : idle = 1'b1 ;

40     1'b1 : begin
          transmitdefault = 1'b1 ;
          ctl_isopktreqn = 1'b0 ;
        end

45     //summit modcovoff -b
        default : transmitdefault = 1'bx ;
//summit modcovon -b
        endcase // casez( confirmnn )

50     TRANSMITSECONDARY : casez ( confirmnn )

55     1'b0 : idle = 1'b1 ;

50     1'b1 : begin
          transmitsecondary = 1'b1 ;
          ctl_isopktreqn = 1'b0 ;
          ctl_isosourceselp = 1'b1 ;
        end

55     //summit modcovoff -b
        default : transmitsecondary = 1'bx ;
//summit modcovon -b
        endcase // casez( confirmnn )

60     default : begin // snafu: if no state bit set

```

```
idle = 1'bx ;
transmitreq = 1'bx ;
transmitdefault = 1'bx ;
transmitsecondary = 1'bx ;
5
ctl_isopktreqn = 1'bx ;
ctl_isorefetchn = 1'bx ;
ctl_isosourceselp = 1'bx ;
    end
10    endcase // case(1'b1)

        end
endmodule
15
```

APPENDIX B

```

*****
5   *
*
*
*
*      * Description: This module implements isorefetch mechanism (link
10  side)  *
*          *
*****
```

```

*****
```

```

15 // %W%
```

```

`timescale 1 ns / 1 ns
```

```

20 module linklogic ( resetp ,
                      clkp ,
                      isopktreqn ,
25                      isorefetchp ,
                      arbgntp ,
30                      endxmitp ,
                      refetchtimeoutp ,
35                      isogntp ,
                      confirmn ,
                      isolreqp ,
40                      discardp
                    ) ;
```

```

45     input resetp ; // reset
           input clkp ; // clock
```

```

50 // from application logic
      input      isopktreqn ; // request for iso transmission
      input      isorefetchp ; // packet source has changed, discard
55      any                                // prefetched data and read from
           start of                         // packet
           // from phy/link interface
           input      arbgntp ;
```

```

60

```

```

// from link transmitter

      input      endxmitp ; // transmission finished
5       input      refetchtimeoutp ; // window for refetch assertion is
          closed

10      // to application logic
      output     confirmn ; // transmission is complete

15      // to phy/link interface
      output     isolreqp ; // generate iso lreq

16      // to application logic & link transmitter
      output     isogntp ; // actual transmission is about to begin

20      output     discardp ; // asserted if isorefetchnp asserted from
          application
                           // logic

25

//***** PARAMETERS
***** REG
***** REG

30      parameter FF_DELAY = 1;

35      reg          ctl_isogntp ;
      reg          ctl_confirmn ;
40      reg          ctl_isolreqp ;
      reg          ctl_discardp ;

45      reg [3:0]      stateap ;
      reg          isogntp ;
      reg          confirmn ;
50      reg          isolreqp ;
      reg          discardp ;
55      reg          idle ;
      reg          waitforgnt ;
      reg          refetchwindow ;
60      reg          transmit ;

```

```

        wire [3:0]          nextstateap ;
5      wire           IDLE ;
        wire           WAITFORGNT ;
10     wire           REFETCHWINDOW ;
        wire           TRANSMIT ;

15     assign IDLE = stateap[0] ;
        assign WAITFORGNT = stateap[1] ;
20     assign REFETCHWINDOW = stateap[2] ;
        assign TRANSMIT = stateap[3] ;
25     assign nextstateap[0] = idle ;
        assign nextstateap[1] = waitforgnt ;
        assign nextstateap[2] = refetchwindow ;
30     assign nextstateap[3] = transmit ;

35     always @ ( posedge clkp )
begin
    if ( resetp )
        begin
            stateap <= #FF_DELAY 4'h1 ;
        end
40     else
        begin
            stateap <= #FF_DELAY nextstateap ;
        end
end
45     always @ ( posedge clkp )
begin
    if ( resetp )
        begin
50         isogntp <= #FF_DELAY 1'b0 ;
        confirmn <= #FF_DELAY 1'b1 ;
        isolreqp <= #FF_DELAY 1'b0 ;
        discardp <= #FF_DELAY 1'b0 ;
        end
55     else
        begin
            isogntp <= #FF_DELAY ctl_isogntp ;
            confirmn <= #FF_DELAY ctl_confirmn ;
            isolreqp <= #FF_DELAY ctl_isolreqp ;
60         discardp <= #FF_DELAY ctl_discardp ;
        end

```

```

        end

    always @ (/*AUTONSENSE*/ IDLE or REFETCHWINDOW or TRANSMIT or
5      WAITFORGNT
          or arbgntp or endxmitp or isopktreqn or isorefetchnp
          or refetchtimeouttp)

begin
10    // initialization prevents latches
    idle = 1'b0 ;
    waitforgnt = 1'b0 ;
    refetchwindow = 1'b0 ;
    transmit = 1'b0 ;
15    ctl_isogntp = 1'b0 ;
    ctl_confirmn = 1'b1 ;
    ctl_isolreqp = 1'b0 ;
    ctl_discardp = 1'b0 ;
20    case (1'b1)
        IDLE : casez ( isopktreqn )
25        1'b1 : idle = 1'b1 ;
        1'b0 : begin
            waitforgnt = 1'b1 ;
            ctl_isolreqp = 1'b1 ;
30        end
        //summit modcovoff -b
        default : idle = 1'bx ;
        //summit modcovon -b
35        endcase // casez( isopktreqn )

        WAITFORGNT : casez ( arbgntp )
40        1'b0 : waitforgnt = 1'b1 ;
        1'b1 : begin
            refetchwindow = 1'b1 ;
            ctl_isogntp = 1'b1 ;
45        end
        //summit modcovoff -b
        default : waitforgnt = 1'bx ;
        //summit modcovon -b
50        endcase // casez( arbgntp )

        REFETCHWINDOW : casez ( { isorefetchnp , refetchtimeouttp } )
55        2'b00 : begin
            refetchwindow = 1'b1 ;
            end
60        2'b10 : begin
            transmit = 1'b1 ;
            ctl_discardp = 1'b1 ;

```

```

        end

      2'b?1 : begin
        transmit = 1'b1 ;
      end

    //summit modcovoff -b
      default : refetchwindow = 1'bx ;
    //summit modcovon -b
    10      endcase // casez( { isorefetchnp ,
      refetchtimeoutp } )

  15
    TRANSMIT : casez ( endxmitp )

      1'b1 : begin
        idle = 1'b1 ;
        ctl_confirmn = 1'b0 ;
      end

      1'b0 : begin
        transmit = 1'b1 ;
      end

    //summit modcovoff -b
      default : transmit = 1'bx ;
    //summit modcovon -b
    25      endcase // casez( endxmitp )

  30
      default : begin // snafu: if no state bit set
        idle = 1'bx ;
        waitforgnt = 1'bx ;
        refetchwindow = 1'bx ;
        transmit = 1'bx ;
    35
        ctl_isogntp = 1'bx ;
        ctl_confirmn = 1'bx ;
        ctl_isolreqp = 1'bx ;
        ctl_discardp = 1'bx ;
    40
      end
      endcase // case(1'b1)

    45
      end
    end
  50
  endmodule

```

CLAIMS

What is claimed is:

1. A method of preparing data for transmission, the method comprising:

transmitting a first signal requesting to transmit data;

5 generating a first portion of a first packet from data of a first source prior to receiving a second signal granting the permission to transmit data;

transmitting a third signal requesting a change of data source from the first source to a second source subsequent to said generating of said first portion; and

10 generating a second data packet from data of the second source.

2. The method of Claim 1, wherein said transmitting the third signal occurs if the data of the first source is incomplete.

15 3. The method of Claim 1, wherein said transmitting the third signal occurs if a time stamp included in the data of the first source is later than the time of receiving the second signal.

4. The method of Claim 1, further comprising:

20 discarding the first portion of the first data packet.

5. The method of Claim 1, wherein said transmitting of the third signal occurs after said receiving of said second signal.

25 6. A circuit comprising:

a refetch logic comprising:

a first data port;

a second data port;

a data bus;

a first control line;

5

a first terminal;

wherein the refetch logic propagates the data from the first data port to the data bus by default, the refetch logic propagating the data from the second data port to the data bus when a first control signal is active on the first terminal.

10

a link controller comprising:

a third data port coupled to the data bus;

a second terminal coupled to the first control line;

wherein the link controller reads data from the third data port and generates a first data packet, the link controller discarding the first data packet when a second control signal is active on the first control line.

15

7. The circuit of Claim 6, wherein the link controller generates a second packet when the second control signal is active.

20

8. The circuit of Claim 6, wherein the refetch logic further comprises:

a state machine comprising:

a second control line carrying a third control signal;

a multiplexer comprising:

a first multiplexer port coupled to the first data port;

25

a second multiplexer port coupled to the second data port;

a third terminal coupled to the third control line;

a third multiplexer port coupled to the third data bus;

wherein the multiplexer propagates

30

the data from the first multiplexer port to the third multiplexer port by default, the

G E N E R A T E D B Y P A T T E R N

multiplexer propagating the data from the
second data port to the third multiplexer port
when the third control signal is active.

5 9. The circuit of Claim 6, wherein the link controller comprises:

 a second state machine comprising:

 a fourth control line carrying a fourth control signal;

 a packet transmitter comprising:

 a fourth data port coupled to the third data bus;

10 a fourth terminal coupled to the fourth control line;

 wherein the packet transmitter reads

 data from the fourth data port and generates a
 first data packet, the packet transmitter
 discarding the first data packet when the
 fourth control signal is active.

15

10. The circuit of Claim 9, wherein the packet transmitter generates a second
packet when the fourth control signal is active.

20

11. The circuit of Claim 6, further comprising an application logic having:

 a first data bus coupled to the first data port;

 a second data bus coupled to the second data port;

 a fifth control line carrying a first control signal coupled to the first
terminal.

25

Speculative Packet Selection For Transmission of Isochronous Data


Jack B. Hollins


5 Abstract

A refetch logic propagates data from a first source to a link controller by default. The link controller prefetches data from the refetch logic to generate a first packet prior to receiving control of the transmission medium on which the data is to be transmitted. The refetch logic changes sources and propagates to the link controller data from a second source if necessary. At the same time, the refetch logic also causes the link controller to discard the first packet and generate a second packet from data provided by the second source.

CONFIDENTIAL

M-8138-V5
1 of 10





M-8138-US
2 of 10

FIG. 2




FIG. 3

H-8138-US

3 of 10





FIG. 4



01/05/2015 - 148318-14




FIG. 6

M-8138-US
6 of 10




FIG. 7

M-8138-US
8 of 10






FIG. 8





14-8138-05
10 of 10

FIG. 10

**DECLARATION FOR PATENT APPLICATION
AND POWER OF ATTORNEY**

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below adjacent to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of subject matter (process, machine, manufacture, or composition of matter, or an improvement thereof) which is claimed and for which a patent is sought by way of the application entitled

Speculative Packet Selection For Transmission Of Isochronous Data

which (check) is attached hereto.
 and is amended by the Preliminary Amendment attached hereto.
 was filed on _____ as Application Serial No.
 and was amended on __ (if applicable).

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information, which is material to patentability as defined in Title 37, Code of Federal Regulations, § 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, § 119(a)-(d) of any foreign application(s) for patent or inventor's certificate or any PCT international application(s) designating at least one country other than the United States of America listed below and have also identified below any foreign application(s) for patent or inventor's certificate or any PCT international application(s) designating at least one country other than the United States of America filed by me on the same subject matter having a filing date before that of the application(s) of which priority is claimed:

Prior Foreign Application(s)			Priority Claimed	
Number	Country	Day/Month/Year Filed	Yes	No
N/A	N/A	N/A	<input type="checkbox"/>	<input type="checkbox"/>

I hereby claim the benefit under Title 35, United States Code, § 119(e) of any United States provisional application(s) listed below:

Provisional Application Number	Filing Date
N/A	N/A

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) or PCT international application(s) designating the United States of America listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior application(s) in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose information, which is material to patentability as defined in Title 37, Code of Federal Regulations, § 1.56, which became available between the filing date of the

prior application(s) and the national or PCT international filing date of this application:

Application Serial No.	Filing Date	Status (patented, pending, abandoned)
N/A	N/A	N/A

I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and to transact all business in the United States Patent and Trademark Office connected therewith:

Alan H. MacPherson (24,423); Brian D. Ogonowsky (31,988); David W. Heid (25,875); Norman R. Klivans (33,003); Edward C. Kwok (33,938); David E. Steuber (25,557); Michael Shenker (34,250); Stephen A. Terrile (32,946); Peter H. Kang (40,350); Ronald J. Meetin (29,089); Ken John Koestner (33,004); Omkar K. Suryadevara (36,320); David T. Millers (37,396); Kent B. Chambers (38,839); Michael P. Adams (34,763); Robert B. Morrill (43,817); Michael J. Halbert (40,633); Gary J. Edwards (41,008); William B. Tiffany (41,347); James E. Parsons (34,691); Daniel P. Stewart (41,332); Philip W. Woo (39,880); John T. Winburn (26,822); Tom Chen (42,406); Fabio E. Marino (43,339); William W. Holloway (26,182); Don C. Lawrence (31,975); Marc R. Ascolese (42,268); Carmen C. Cook (42,433); David G. Dolezal (41,711); Roberta P. Saxon (43,087); Bernice Chen (42,403); Mary Jo Bertani (42,321); Dale R. Cook (42,434); Sam G. Campbell (42,381); Matthew J. Brigham (44,047); Hugh H. Matsubayashi (43,779); Margaret M. Kelton (44,182); Joseph T. VanLeeuwen (44,383); Patrick D. Benedicto (40,909); T.J. Singh (39,535); Shireen Irani Bacon (40,494); Rory G. Bens (44,028); George Wolken, Jr. (30,441); John A. Odozynski (28,769); Cameron K. Kerrigan (44,826); Barmak S. Sani (45,068); Kenneth C. Brooks (38,393); Paul E. Lewkowicz (Reg. No. 44,870); Theodore P. Lopez (44,881); David G. Pursel (28,659); Sandeep Jaggi (43,331); Ralph R. Veseli (33,807); Bruce R. Hopenfeld (39,714); and Gary Edward Ross (29,431).

Please address all correspondence and telephone calls to:

Attorney for Applicant(s)
LSI LOGIC CORPORATION
 1551 McCarthy Blvd., MS/D-106
 Milpitas, California 95035

Telephone: 408-954-4669
 Facsimile: 408-433-7770

I declare that all statements made herein of my own knowledge are true, all statements made herein on information and belief are believed to be true, and all statements made herein are made with the knowledge that whoever, in any matter within the jurisdiction of the Patent and Trademark Office, knowingly and willfully falsifies, conceals, or covers up by any trick, scheme, or device a material fact, or makes any false, fictitious or fraudulent statements or representations, or makes or uses any false writing or document knowing the same to contain any false, fictitious or fraudulent statement or entry, shall be subject to the penalties including fine or imprisonment or both as set forth under 18 U.S.C. 1001, and that violations of this paragraph may jeopardize the validity of the application or this document, or the validity or enforceability of any patent, trademark registration, or certificate resulting therefrom.

Full name of sole inventor:

Jack B. Hollins

Inventor's Signature:



Date:

12/7/99

Residence:

San Jose, CA 95123

Post Office Address:

6010 Cottage Place
San Jose, CA 95123

Citizenship: USA

577079 v1